CLAIMS

- 1. (Currently Amended) A transmitter coupled to at least two single-channel links of a high-bandwidth link, the transmitter comprising:
- at least two registers, each associated with a different single-channel link and each receiving a different portion of user data provided to the transmitter from a module; and
- a framer adapted to i) provide the user data from the module as a plurality of packets, each having a packet delineator and based on a packet format, and ii) ensure that the packet delineator delineators of all of the packets are each packet is provided on a common particular single-channel link; and

wherein one a common register provides a portion of each packet with the packet delineator to the common particular single-channel link, and each register provides a corresponding portion of each packet to an associated single-channel link.

- 2. (Currently Amended) The invention as recited in claim 1, wherein, for a sequence of packets, the transmitter inserts inter-packet fill to provide the packet delineator of each packet on the common particular single-channel link.
- 3. (Original) The invention as recited in claim 1, wherein at least one single-channel link is a serial link.
- 4. (Original) The invention as recited in claim 3, wherein the serial link is an 8B/10B encoded link operating in accordance with either a Ethernet standard, a Fibre-channel standard, or a Infiniband standard.
- 5. (Previously Presented) The invention as recited in claim 3, wherein the serial link applies scrambling to each packet including the user data.
- 6. (Original) The invention as recited in claim 3, wherein the serial link operates in accordance with a SONET standard.
- 7. (Original) The invention as recited in claim 1, wherein the at least two single-channel links are parallel links.
 - 8. (Original) The invention as recited in claim 7, wherein the parallel links operate in accordance with either a PCI bus standard or a RapidIO standard.
 - 9. (Original) The invention as recited in claim 1, wherein the transmitter operates in a node in accordance with an asynchronous transfer mode standard or a synchronous optical network standard.

5

10

15

- 10. (Original) The invention as recited in claim 1, wherein the transmitter is embodied in an integrated circuit.
- 11. (Currently Amended) A receiver generating user data for a module from a plurality of packets received from at least two single-channel links forming a high-bandwidth link, the receiver comprising:

at least two registers, each receiving a different portion of each packet, wherein

<u>a common</u> one register provides a portion of each packet with a packet delineator from a <u>common</u> particular single-channel link, and each register provides a corresponding portion of each packet from an associated single-channel link; and

- a framer that 1) forms each packet from a corresponding packet delineator and 2) extracts the user data based on a packet format.
- 12. (Original) The invention as recited in claim 11, wherein the packet format includes information in at least one message channel other than the user data.
- 13. (Original) The invention as recited in claim 11, wherein the packet format includes error detection or error detection/correction information.
- 14. (Original) The invention as recited in claim 13, wherein the error detection or error detection/correction information is cyclic redundancy check information.
- 15. (Original) The invention as recited in claim 11, wherein the packet format allows for discarding of inter-packet fill.
- 16. (Original) The invention as recited in claim 11, wherein the apparatus operates in a node in accordance with an asynchronous transfer mode standard or a synchronous optical network standard.
- 17. (Original) The invention as recited in claim 11, wherein the circuit is embodied in an integrated circuit.
- 18. (Currently Amended) A method of transmitting user data from a module over at least two single-channel links of a high-bandwidth link, the method comprising the steps of:
 - (a) receiving, in each of at least two registers, each having a corresponding single-channel link, a different portion of user data from the module;
 - (b) providing the user data as a plurality of packets, each having a packet delineator and based on a packet format; and

Serial No. 10/045,643

5

10

15

20

(c) ensuring that the packet delineator delineators of all of the packets are each packet is provided on a common particular single-channel link; and

wherein <u>a common</u> one register provides a portion of each packet with the packet delineator to the <u>common</u> particular single-channel link, and each register provides a corresponding portion of each packet to an associated single-channel link.

- 19. (Currently Amended) The invention as recited in claim 18, wherein step (b) further includes the step of inserting inter-packet fill such that the packet delineator occurs on the <u>common particular</u> single-channel link for each packet in a sequence of packets.
- 20. (Original) The invention as recited in claim 18, wherein, for step (b) at least one single-channel link is a serial link.
- 21. (Original) The invention as recited in claim 20, wherein, for step (b) the serial link is an 8B/10B encoded link operating in accordance with either a Ethernet standard, a Fibre-channel standard, or a Infiniband standard.
- 22. (Previously Presented) The invention as recited in claim 20, further including the step of scrambling at least one portion of each packet including the user data.
- 23. (Original) The invention as recited in claim 20, wherein, for step (b), the serial link operates in accordance with a SONET standard.
- 24. (Original) The invention as recited in claim 18, wherein, for step (b) the at least two single-channel links are parallel links.
- 25. (Original) The invention as recited in claim 18, wherein, for step (b) the parallel links operate in accordance with either a PCI bus standard or a RapidIO standard.
 - 26. (Original) The invention as recited in claim 18, wherein the method is implemented within a node in accordance with an asynchronous transfer mode standard or a synchronous optical network standard.
 - 27. (Original) The invention as recited in claim 18, wherein the method is implemented within a processor of an integrated circuit.
 - 28. (Currently Amended) A method of generating user data for a module from a plurality of packets received from at least two single-channel links forming a high-bandwidth link, the method comprising the steps of:

5

10

15

20

- (a) receiving, in each of at least two registers, a corresponding portion of each packet;
- (b) providing a different portion of each packet with a packet delineator from a <u>common</u> particular single-channel link, and 2) a corresponding portion of each packet from an associated single-channel link;
 - (c) forming each packet from a corresponding packet delineator; and
 - (d) extracting the user data based on a packet format.
- 29. (Original) The invention as recited in claim 28, wherein step (d) extracts information in at least one message channel other than the user data.
- 30. (Previously Presented) The invention as recited in claim 28, wherein step (c) forms each packet based on error detection or error detection/correction information included with the packet in accordance with the packet format.
 - 31. (Original) The invention as recited in claim 30, wherein the error detection or error detection/correction information is cyclic redundancy check information.
- 32. (Original) The invention as recited in claim 28, wherein step (c) discards inter-packet fill.
 - 33. (Original) The invention as recited in claim 28, wherein the method is implemented within a node in accordance with an asynchronous transfer mode standard or a synchronous optical network standard.
 - 34. (Original) The invention as recited in claim 28, wherein the method is implemented within a processor of an integrated circuit.
 - 35. (Currently Amended) The invention as recited in claim 1, wherein the transmitter is adapted to provide the packet delineator of each packet to the <u>common particular</u> single-channel link independent of the sizes of the packets.
 - 36. (Currently Amended) The invention as recited in claim 11, wherein the receiver is adapted to provide the packet delineator of each packet from the <u>common particular</u> single-channel link independent of the sizes of the packets.
 - 37. (Currently Amended) The invention as recited in claim 18, wherein the provision of the portion of each packet with the packet delineator to the <u>common particular</u> single-channel link occurs independently of the sizes of the packets.

5

20

	packet with the packet	delineator from the common pe	im 28, wherein the receipt of the articular single-channel link occurs
ппаерепаения с	of the sizes of the packe	cis.	